Abstract-In this paper, we propose two contributions to the simulation and design of an All-Digital Phase-Locked Loop (ADPLL) for RF applications. First, we extend the behavioral model we already proposed, in order to include detailed fractional aspects. Second, we propose a new adaptive algorithm that can be integrated in this ADPLL in order to lower its hardware complexity, and argue on a recently proposed algorithm for DCO gain estimation. These points are illustrated through simulations.
I. INTRODUCTION Staszewski et al. recently presented a new All Digital
Phase-Locked Loop based RF frequency synthesizer [1] . Figure 1 . ADPLL based RF frequency synthesizer [1] A Digitally Controlled Oscillator (DCO) allows for this PLL to be implemented in a fully digital manner [2] . The DCO is normalized using a compensation gain, in such a way that its input, the Normalized Tuning Word (NTW), becomes independent of the gain K DCO of the oscillator. 
Two phase accumulators, the reference phase accumulator (RPA) and the DCO phase accumulator (DPA), are used to count cycle periods of reference and feedback oscillators. A synchronous clock, F S , undersamples the output of the DPA, so that comparison of the two phases can be performed using the same clock.
The retimed clock, F S , is achieved by oversampling the reference clock, F REF , by the oscillator clock, F DCO . Note that in Figure 1 , index i and k do not refer to the same clock.
ADPLL precision depends on phase detector performance. One can show that this phase error is proportional to a time delay between input and output clocks.
With phase accumulators, the precision cannot be better than ±1/2 DCO period. Higher ADPLL precision is obtained using fractional phase error correction achieved by Time to Digital Converter (TDC). It is used to convert the delay between DCO and reference clocks directly into a digital quantity [3] , with a time resolution, noted ∆t, that can be equal to the elementary propagation delay through an inverter gate. This delay is converted to a normalized phase value using normalization factor
, where D T is an average value of the DCO period.
In previous work [4] we have proposed a time behavioral model that allows fast simulation (about 100us/s of simulation) and easy access to all variables of interest of this ADPLL. In section II, we present the principle of this model and an improved version taking into account a more precise model of the TDC. In section III, we argue and work out an adaptive algorithm to avoid division operation in phase correction architecture and we argue on a recently proposed algorithm for DCO gain estimation.
II. PRINCIPLE AND MODEL OF PHASE ERROR
CORRECTION The time behavioral model was presented in [4] . In particular, this model recursively computes two important values: τ k which is the delay between rising edges of reference and DCO clocks, and N[k], an integer value which is the number of DCO periods during a F REF cycle. The index k is linked to F S clock.
We demonstrated [4] that
⋅ the rounding down operator and sign(x) is the sign function: sign(x)= -1 if x<0, and sign(x)= 1 otherwise.
Then, outputs of phase accumulators can be expressed as
with R and D, respectively the width of reference and DCO phase accumulators. In our first approach, the fractional phase error ε was modelized as the quantified version of the delay between rising edges of reference and DCO clocks, normalized to
, an averaged value of the DCO frequency.
A more precise model can be derived from the architecture of the TDC. The time-to-digital conversion [3] is realized by passing the DCO signal through a chain of inverters gates of typical delay ∆t (as shown in Figure 2 ). Then, each delayed output is sampled by the same reference clock. The Edge Detector detects first rising and falling edge transitions and use a thermometer to binary encode time differences ∆t R and ∆t F (see Figure 3 ) into the number R t ∆ and F t ∆ of unit gate delays.
, and that the ratio
Using the delay τ k we can derive outputs of the TDC (with variables defined as on Figure 3 )
where   ⋅ is the rounding down operator.
With these equations, we take into account all quantization effects. In Particular, we can highlight the incapacity of this architecture to detect a rising edge delay lower than ∆t. Indeed, in this case, the output Figure 2) . Then, the TDC is able to detect this case and (6) simplifies to:
where   ⋅ is the rounding up operator.
But a new problem appears;
R t ∆ is now overestimated and can be, in definite condition, greater than the estimated DCO period. To avoid this situation, we simply subtract 1 to R t ∆ before gain normalization.
Finally, the normalized fractional phase error ε − , in a fixed-point digital word, can be expressed as Pseudo Thermometer-code edge detector
In practice, it may be possible to suppose that 2 1 ) k ( = ρ (50% duty cycle) in order to reduce the TDC complexity (but of course at the price of a noise term).
A LMS algorithm is proposed in section III in order to compute numerically
The phase error is a signed word of width R, computed by subtracting 2 unsigned words of same width (φ D and ε − are concatenated to form a word of width R). Thus, equation of phase error can be expressed as
where the 2 R correction term permits to take into account that the R-width rollovers of inputs are transparent to the phase error (cf. Figure 4) . This extension of our behavioral model enables fast simulations that give identical results to the "circuits" (VHDL) model, while allowing access and control over all variables of interest. These points are of high interest in evaluation and design of new solutions.
III. LMS ALGORITHMS FOR GAIN ESTIMATION

A. LMS Algorithm for Inverse DCO period estimation
The computation of the fractional phase error ε involves the multiplication of the output of the TDC by the inverse period of the DCO, 
Complexity can be further reduced using a sign algorithm version:
Note also that instead of using a single estimation of D T , and in order to preserve adaptivity, we can use a sliding window, such as
or an exponential mean such as
with β the forgetting factor.
Simulations of the LMS algorithm for D T inversion using a Matlab and a VHDL implementation are given in Figure 5 . These show both effectiveness and fast convergence of the algorithm. Here
is computed using a sliding window of length 128.
Imprecision from R t ∆ and F t ∆ can be modelized as two uniform random variables, on an interval ∆t (the resolution). Phase Error
according to a triangular distribution, with a variance 6
. Then when the algorithm is iterated at the "sliding rate", (that is each 128 samples of T D ), then the noise is uncorrelated (otherwise, the correlation is simply "the square convolution" of the window shape). Both algorithms converge easily in less than 15 iterations. Iterating the algorithm at the "sliding rate" reduces consumption and noise but increase the settling time.
Comparison between digital implementation of the LMS algorithm and a digital divider confirm the reduction of the hardware complexity (the integrated circuit area is reduced by ¼ for F=6).
B. Adaptive DCO Compensation Gain Estimation
The DCO gain is not precisely known and depends on the operating point. The architecture involves the normalization by an estimated value of the DCO gain.
In a recent publication [5] , we recover the proposed algorithm (16).
IV. CONCLUSION
In this communication, we have presented an extended behavioral model for simulation and design of an All Digital PLL, including account for fractionnal aspects. The main advantage of such a model is that it enables fast temporal simulations while giving easy access and control to all variables and parameters.
A second contribution of this paper is the presentation or interpretation of adaptive algorithms that can take place in this kind of architecture, in order to lower the hardware complexity.
